Analog Engineer Intern - PhD

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

What You Can Expect

• High speed analog to digital (ADC) or digital to analog (DAC) interface circuits
• High speed ADC or DAC driver circuits
• High speed clock conditioning circuits
• Auxiliary circuits (i.e., biasing, reference generation)
• Behavioral modeling to aid/facilitate the circuit design process
• Calibration algorithms to mitigate circuit non-idealities
• Model analysis/development for characterizing the impact of circuit performance at the system level

What We're Looking For

• Candidate MUST be currently pursuing a MS/PhD (preferred) degree in EE or related technical field(s)
• Candidate MUST have good understanding of analog integrated circuit fundamentals

• Good understanding of signal processing fundamentals
• Major design project experience in data conversion (i.e., ADC's & DAC's) interfaces
• Major design project experience in high-speed analog front ends (i.e., CTLE's, VGA's, TAH/SAH's)
• Major design project experience in clock conditioning circuits (i.e., PLL's, DLL's, PI's)
• Experience in computer aided design tools and simulators such as Cadence Virtuoso, Spectre and AFS
• Experience in behavioral modeling in Verilog-A and or System Verilog
• Experience in C, Python and Matlab programming/modeling in a Unix type environment

Expected Base Pay Range (USD)

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.